Designation: Asic/ SOC Design EngineerJob Description: Candidate will be responsible for developing next generation SoCs and sub systems for Mobile & Broadband applications. This role will require the candidate to understand and work on all aspects of VLSI development like architecture, micro architecture and design convergence.
Responsibilities:
Digital design and development (RTL)
Developing the micro architecture and implementing the design using VHDL/Verilog
Understanding Subsystems, Integrating into SOCs and owning at SOC level
Ability to design and implement defined tasks independently
Has good knowledge about various tools in Spyglass, 0-in, DC-Compiler, Prime time, simulation tools etc.
Should possess good communication skills to ensure effective communication with Engineering Management and mentor group members
Should be self motivated and needs to operate with little direct guidance or supervision
Will need to delegate tasks of technical interest and challenge to junior team members.
Desired Profile
Skills/Experience: 2 to 8 years of experience in digital front end design
Working knowledge on SOCs desired
Expertise in Verilog/VHDL
Education Requirements:
Required: Bachelor's, Electrical Engineering
Preferred: Master's, Electrical Engineering.
Experience: 2 - 7 Years
Industry Type: Telcom / ISP
Role: Hardware Design Engineer
Functional Area: IT Hardware, Technical Support, Telecom Engineering
Education: UG - B.Tech/B.E. - Electrical
PG - M.Tech - Electrical
Location: Bengaluru/Bangalore
Keywords: Digital design RTL VHDL / VerilogASIC/ SOC DesignSpyglass Lint / CDCSynopsys DesignGDS flowAHBAXIpost - Si debug
Contact: HR
Qualcomm india pvt ltd
Website: http://www.qualcomm.co.in
Reference: G1912659
No comments:
Post a Comment